



Ciclo 1



Distribución de $i1$ e $i2$ (en orden)

FR		
bitOc.	etiqueta	dato
F0		4.0
F2	5f 01	2.5
F4	5f 04	10.0
F6		3.5





Ciclo 2: Distribución de $i3$ e $i4$ (en orden). Al final del ciclo 2, finaliza $i1$

FR		
bitOc.	etiqueta	dato
F0		4.0
F2	5f 02	2.5
F4	5f 04	10.0
F6	5f 05	3.5





Ciclo 3: Distribución de $i5$ e $i6$. En este ciclo comienzan a ejecutarse $i3$ e $i2$

FR		
bitOc.	etiqueta	dato
F0		4.0
F2	5f 02	2.5
F4	5f 01	10.0
F6	5f 03	3.5





Ciclo 4: En este ciclo termina de ejecutarse i3

FR		
bitOc.	etiqueta	dato
F0		4.0
F2	02	2.5
F4	01	10.0
F6	03	3.5





Ciclo 5: En este ciclo termina de ejecutarse i2

FR		
bitOc.	etiqueta	dato
F0		4.0
F2		11.0
F4	01	10.0
F6	03	3.5





Ciclo 6: En este ciclo comienza a ejecutarse i4

FR		
bitOc.	etiqueta	dato
F0		4.0
F2		11.0
F4	01	10.0
F6	03	3.5





Ciclo 7: No hay cambios. sigue ejecutandose i4

FR		
bitOc.	etiqueta	dato
F0		4.0
F2		11.0
F4	01	10.0
F6	03	3.5





Ciclo 8: Termina de ejecutarse i4

FR		
bitOc.	etiqueta	dato
F0		4.0
F2		11.0
F4	01	10.0
F6	03	3.5





Ciclo 9: Comienza a ejecutarse i5

FR		
bitOc.	etiqueta	dato
F0		4.0
F2		11.0
F4	01	10.0
F6	03	3.5





Ciclo 10: Termina de ejecutarse i5

FR		
bitOc.	etiqueta	dato
F0		4.0
F2		11.0
F4	57	10.0
F6	87	3.5





Ciclo 11: Comienza a ejecutarse i6

FR		
bitOc.	etiqueta	dato
F0		4.0
F2		11.0
F4		360.0
F6	57	03



En el Ciclo 12: No hay cambios. Termina de ejecutarse i6

FR		
bitOc.	etiqueta	dato
F0		4.0
F2		11.0
F4		360.0
F6	57	03



Ciclo 13: Termina de ejecutarse la última instrucción (i6)

FR		
bitOc.	etiqueta	dato
F0		4.0
F2		11.0
F4		360.0
F6		371.0

